FPGA brings a new dimension to SAT algorithms
All consistency checks can be done concurrently in one clock cycle.
Sophisticated control is difficult (no large memory).
A new algorithm (parallel-checking) is developed.
- comparable to Davis-Putnam procedure