Conclusions
presented an initial report on a new approach for solving satisfiability problems
- creating a logic circuit that is specialized to solve each problem instance
developed a new algorithm (parallel checking) suitable to be executed on logic circuit (comparable to Davis-Putnam)
obtained promising initial results
- A hard random 3-SAT with 128 variables was implemented (run at 1MHz clock)