## Efficient Methods for a Simple Disjoint Decomposition and a Non-Disjoint Bi-Decomposition

Hiroshi Sawada, Shigeru Yamashita and Akira Nagoya

{sawada,ger,nagoya}@cslab.kecl.ntt.co.jp

NTT Communication Science Laboratories 2-4 Hikaridai, Seika-cho, Soraku-gun, Kyoto 619-0237, JAPAN

## Outline



- Background
  Our methods
  - Simple Disjoint Decomposition (SDD)
  - non-disjoint Bi-Decomposition (Bi-Decomp)

2

Experimental resultsConclusions



Decomposition of a Boolean function

• Algebraic factorization / decomposition [1]

- on a sum-of-products form

- very efficient in terms of the computation time

• Functional decomposition [2-7]

- a more powerful technique

- manipulates a Boolean function directly
- the BDD technique [8-10]







3





















- Collapsed each maximum fanout free cone into a large node
- Decomposed each node recursively until 2-input – using our method
  - SDD + Bi-Decomp
  - using SIS [14] for comparison
    - "decomp" (algebraic decomposition) + "map"

16





Algebraic Decomposition [1], Functional Decomposition [2, 3, 4], Bi-Decomposition [5, 6, 7], Functional Decomposition using BDD [8, 9, 10], Related Publication by the Authors [11, 12], Detecting Symmetric Variables [13], SIS [14]

## References

- R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, "MIS: A Multiple-Level Logic Optimization System," *IEEE Trans. CAD*, vol. CAD-6, pp. 1062–1081, Nov. 1987.
- [2] R. L. Ashenhurst, "The Decomposition of Switching Functions," in *Proc. an Int'l Symposium on the Theory of Switching*, pp. 74–116, Apr. 1957.
- [3] H. A. Curtis, A New Approach to the Design of Switching Circuits. Van Nostrand, 1962.
- [4] J. P. Roth and R. M. Karp, "Minimization Over Boolean Graphs," IBM Journal, pp. 227–238, Apr. 1962.
- [5] D. Bochmann, F. Dresig, and B. Steinbach, "A new decomposition method for multilevel circuit design," in *Proc. EDAC*, pp. 374–377, Feb. 1991.
- [6] B. Steinbach and A. Wereszczynski, "Synthesis of Multi-Level Circuits Using EXOR-Gates," in Proc. of Reed-Muller'95, pp. 161–168, Aug. 1995.
- [7] T. Sasao and J. T. Butler, "On Bi-Decompositions of Logic Functions," in *Notes of International Workshop* on Logic Synthesis (IWLS'97), May 1997.
- [8] S. Chang and M. Marek-Sadowska, "Technology Mapping via Transformations of Function Graphs," in Proc. Int'l Conf. Computer Design, pp. 159–162, Oct. 1992.
- [9] Y.-T. Lai, M. Pedram, and S. Vrudhula, "BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis," in *Proc. Design Automation Conf.*, pp. 642–647, June 1993.
- [10] T. Sasao, "FPGA Design by Generalized Functional Decomposition," in *Logic Synthesis and Optimization* (T. Sasao, ed.), pp. 233–258, Kluwer Academic Publishers, 1993.
- [11] H. Sawada, S. Yamashita, and A. Nagoya, "Restructuring Logic Representations with Easily Detectable Simple Disjunctive Decompositions," in *Proc. Design, Automation and Test in Europe Conf.*, pp. 755–759, Feb. 1998.
- [12] S. Yamashita, H. Sawada, and A. Nagoya, "New Methods to Find Optimal Non-Disjoint Bi-Decompositions," in *Proc. ASP-DAC*, pp. 59–68, Feb. 1998.
- [13] D. Möller, J. Mohnke, and M. Weber, "Detection of Symmetry of Boolean Functions Represented by ROB-DDs," in *Proc. Int'l Conf. Computer-Aided Design*, pp. 680–684, Nov. 1993.
- [14] E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, "SIS: A System for Sequential Circuit Synthesis," Memorandum UCB/ERL M92/41, Univ. of California, Berkeley, May 1992.